4th
JUN

Designing Reliable and Efficient Networks on Chips

Posted by bandr under Networks

 Designing Reliable and Efficient Networks on Chips

Designing Reliable and Efficient Networks on Chips

Product Description

Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.

download


Password default: netbks.com

Add this page to your favorite Social Bookmarking websites
Del.icio.us! Reddit! digg:Java Garage Technorati! StumbleUpon! DZone!
Report Dead Link Please leave a comment to report dead links, so that someone else may update new links.
If you enjoyed this post, make sure you subscribe to my RSS feed!

Related Ebooks

Leave a Reply